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Articial neural networks (ANNs), due to their inherent paral-
lelism and potential fault tolerance, oer an attractive paradigm for
robust and ecient implementations of syntax analyzers. This paper
proposes a modular neural network architecture for syntax analysis on
continuous input stream of characters. The components of the pro-
posed architecture include neural network designs for a stack, a lexical
analyzer, a grammar parser and a parse tree construction module. The
proposed NN stack allows simulation of a stack of large depth, needs
no training, and hence is not application-specic. The proposed NN
lexical analyzer provides a relatively ecient and high performance
alternative to current computer systems for lexical analysis especially
in natural language processing applications. The proposed NN parser
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generates parse trees by parsing strings from widely used subsets of de-
terministic context-free languages (generated by LR grammars). The
estimated performance of the proposed neural network architecture
(based on current CMOS VLSI technology) for syntax analysis is com-
pared with that of commonly used approaches to syntax analysis in
current computer systems. The results of this performance compar-
ison suggest that the proposed neural network architecture oers an
attractive approach for syntax analysis in a wide range of practical
applications such as programming language compilation and natural
language processing.
1 Introduction
Articial neural networks (ANNs) oer an attractive computational model
for a variety of applications in computer science and engineering, articial
intelligence, and cognitive modeling for a variety of reasons including their
inherent parallelism and potential for fault tolerance. Despite the success
in the application of ANN to a broad range of tasks in pattern classica-
tion, control, function approximation, and system identication, their use
in symbolic computing tasks (e.g., storage and retrieval of records in large
databases and knowledge bases, language processing, etc.) is only beginning
to be explored [Goonatilake and Khebbal, 1995; Honavar, 1994; Honavar and
Uhr, 1994, 1995; Levine and Apariciov, 1994; Sun and Bookman, 1995; Uhr
and Honavar, 1994].
The capabilities of neural network models (in particular, recurrent net-
works of threshold logic units or McCulloch-Pitts neurons) in processing and
generating sequences (strings dened over some nite alphabet) and hence
their formal equivalence with nite state automata or regular language gener-
ators/recognizers have been known for several decades [McCulloch and Pitts,
1943; Kleene, 1956, Minksy, 1967]. More recently, recurrent neural network
realizations of nite state automata for recognition and learning of nite
state (regular) languages have been explored by numerous authors [Allen,
1990; Chen and Honavar, 1994; Elman, 1990; Frasconi et al., 1993; Giles et
al., 1992; Horne, Hush, and Abdallah, 1992; Mozer, 1990; Noda and Nagao,
1992; Omlin and Giles, 1994; Sanfeliu and Alquezar, 1992; Servan-Schreiber,
Cleeremans and McClelland, 1994; Waltraus, 1992].
There has been considerable work on extending the computational capa-
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bilities of recurrent neural network models by providing some form of external
memory in the form of a tape [Williams and Zipser, 1989] or a stack [Berg,
1992; Fanty, 1986; Pollack, 1990; Das, Giles, and Sun, 1993; Giles, Horne and
Lin, 1995; Hester, 1994; Miikkulainen, 1995; Schulenberg, 1992; Siegelman,
1991; Sun et al., 1993; Zeng et al., 1994].
To the best of our knowledge, to date, most of the research on neural
architectures for syntax analysis | with the exception of [Siegelman, 1991;
Pollack, 1987] which explore connectionist Turing machinemodels which sim-
ulate a stack using binary representations of a fractional number; and [Chen
and Honavar, 1994; Omlin and Giles, 1995] which focus on neural network re-
alizations of nite state automata (with the latter emphasizing fault tolerance
aspects) | focus on the investigation of neural networks that are designed to
learn to parse particular classes of syntactic structures (e.g., strings from de-
terministic context-free languages or natural language sentences constructed
using limited vocabulary). While language learning is an important research
problem in its own right and deserves further investigation using a variety of
approaches, the focus of this paper is on neural architectures for syntax anal-
ysis for languages with known grammars | a task that nds applications in
natural language processing, program compilation, structural pattern recog-
nition, analysis of mathematical expressions, analysis of logical expressions
for automated reasoning, and connectionist expert systems.
The proposed modular neural architecture for syntax analysis consists of
several components which include neural networks for stack, lexical analyzer,
grammar parser and parse tree construction module. For simplicity, syntax
error handling is not considered and it is assumed that the input stream
consists of ASCII-coded characters. The rest of the paper is organized as
follows:
Sections 2, 3, and 4 (respectively) propose modular neural network ar-
chitectures for stack, lexical analysis, and parsing. Section 5 compares the
performance of the proposed neural architecture for syntax analysis with
that of conventional software implementations on current computer systems.
Section 6 concludes with a summary.
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2 Neural Network Design for a Stack (NN
Stack)
Pop and push are the main actions of a stack whose mechanism can be
simulated by a dfa (deterministic nite automaton) with memory to store
stack symbols accessed sequentially by stack top pointer (SP) pointing to the
top symbol of a stack. Pointer to the top of the stack can be simulated by
current state of the dfa, and the current action of a stack by the input of the
dfa.
2.1 Architecture of NN Stack
A design for an NN stack obtained by adding a write control module to the NN
DFA (neural network for deterministic nite automata) [Chen and Honavar,
1994] is shown in Figure 1. (The addition of such a control module might at
rst glance appear to violate the commonly held view on neural networks.
However, the operation of most existing neural networks implicitly assume
at least some form of control and there is no reason not to build in a variety
of control and co-ordination structures into neural networks [Honavar and
Uhr, 1990]). The NN DFA, which can simulate the operation of any given
DFA, is a partially recurrent neural network which essentially consists of a
3-layer Perceptron (with a single hidden layer) and recurrent links from its
output neurons to some of the input neurons. The Perceptron is constructed
using one-shot learning to realize the binary mapping function for a given
set of ordered pairs of input/output binary vectors. Such a binary mapping
function encodes the transition function of a DFA.
The NN stack has an n-bit binary output corresponding to the element
popped from the stack, and four sets of binary inputs:
 Reset which is a 1-bit signal which resets pointer(t) (current SP) to
point to the bottom of the stack at the beginning.
 Synchronization control which is a 1-bit signal that synchronizes NN
stack with the discrete time line, denoted by 0,1,...,t,t+1,....
 Action code which is a 2-bit binary code so that
{ 01 denotes push.
{ 10 denotes pop.
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{ 00 denotes no action.
 Stack symbol which is an n-bit binary code for the symbol to be pushed
into or popped o a stack during a stack operation.
The NN stack consists of a pointer control module, a stack memory mod-
ule, a write control module and two buers. One buer stores current SP
value (pointer(t)) and the other stores current stack action (push/pop). The
dotted box labeled with pointer(t+1) exists only logically but not physically.
Pointer(t) and pointer(t+1) respectively denote SP before and after a stack
action. SP is coded into an m-bit binary number.
.  .  .
.  .  .
.  .  .
BMP 2
BMP 1
.  .  .




.  .  .















Figure 1. A neural network architecture for stack mechanism. The dotted
box labeled with pointer(t+1) exists only logically but not physically. A
push stack action enables the write control module to write stack symbol
into the stack memory module.
The pointer control module (BMP 1) controls the movement of SP which
is incremented on a push and decremented on a pop. BMP (Binary Map-
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ping Perceptron) module is a multi-layer Perceptron with 2 layers of connec-
tions and allows automated random binary mapping (associations between
arbitrary binary or bipolar patterns) with one-shot learning (see [Chen and
Honavar, 1994] for details). The pointer control module uses m + 2 input,
3  2
m
hidden, and m output neurons. m of the input neurons together
encode 2
m
possible values of SP and the other 2 input neurons together en-
code the stack action. The m output neurons represent next value of SP
(pointer(t+1)) after a stack action. Every increment or decrement transi-
tion of SP can be viewed as a binary mapping which takes one hidden neuron
to implement in a BMP module. Since "no action" is also reserved as one
of legal stack actions, 3 2
m
hidden neurons are used in the pointer control
module.
The stack memorymodule (BMP 2) uses m input neurons, n output neu-
rons, and 2
m





SP positions. The stack symbols stored in stack memory module are
accessed through pointer(t+1) (the output of the pointer control module).
Note that the BMP module 2 uses its 2nd-layer connections associated with
a hidden neuron to store a stack symbol [Chen and Honavar, 1994; 1995a].
The write control module has two sets of binary inputs. One has m + 1
input signals, m of which are from current SP (pointer(t)) and 1 of which
is from the second output line of push/pop buer. The other is an n-bit
binary input encoding the stack symbol to be pushed into the stack. The n
dotted output lines from the write control module writes the n-bit binary-
coded stack symbol into n of the 2nd-layer connections associated with a
corresponding hidden neuron in the stack memory module when a push is
performed. The hidden neuron and its n associated connections are located
by using current SP value (pointer(t)). (The processing of stack overow
and underow is not discussed here and is left to implementation of error
handling mechanisms).
Note that the proposed design for NN stack shown in Figure 1 is based on
an assumption that the write control module nishes updating the 2nd-layer
connection weights associated with a hidden neuron of BMP 2 before the
signals from BMP 1 are passed to BMP 2 during a push stack action. If this
assumption fails to hold, the original design needs to be modied by adding:
n links from input stack symbol to output stack symbol; an inhibition latch,
which is activated by the leftmost output line of the push/pop buer, on
the links to inhibit signal passing from input stack symbol to output stack
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symbol at a pop operation; a second inhibition latch, which is activated by
the rightmost output line of the push/pop buer, between BMP 1 and BMP
2 to inhibit signal passing between these two modules at a push operation.
2.2 Examples of NN Stack Operations
The following example illustrates the operation of the NN stack by consid-
ering several successive stack operations. Let m = 6 and stack symbols be
encoded into 8-bit ASCII codes. Then there are 64 possible SP values and






respectively denote the 1st-layer connection weight
from input neuron i to hidden neuron j and the 2nd-layer connection weight
from hidden neuron j to output neuron k in the pointer control module; then







note the 1st-layer connection weight from input neuron p to hidden neuron q
and the 2nd-layer connection weight from hidden neuron q to output neuron
r in the stack memory module; then 1  p  6, 1  q  64 and 1  r  8.
1. At time = t
1
, Suppose SP = <0; 0; 0; 1; 0; 0> and the stack action to





















be an 8-bit binary code denoting the




= 1 and other

i
's are 0. Before the execution of the push operation (encoded as
< 0; 1 >), pointer(t) =< 0; 0; 0; 1; 0; 0 >= 4; and after the execution
of push, pointer(t + 1) =< 0; 0; 0; 1; 0; 1 >= 5. The mapping from
< 0; 0; 0; 1; 0; 0; 0; 1 > (the 2 rightmost bits of which together denote
a stack action push and the 6 leftmost bits of which denote an SP
value 4) to < 0; 0; 0; 1; 0; 1 > is done by the 13th (13 = 1 + 3  SP
value at time t
1
) hidden neuron and its associated connections in the
pointer control module. The write control module uses binary input <
1; 0; 0; 0; 1; 0; 0> (the leftmost bit of which denotes a stack action push
and the 6 rightmost bits of which denote an SP value 4) to locate the
6th (6 = 2 + SP value at time t
1
) hidden neuron of the stack memory
module and to update the weights of the eight 2nd-layer connections






; 1  r  8. When pointer(t + 1) =< 0; 0; 0; 1; 0; 1>= 5 is passed
to the stack memory module, its 6th (6 = 1 + pointer(t + 1)) hidden




is stored by the 2nd-layer connections associated with the 6th hidden
neuron. Note that in the stack memory module the rst hidden neuron
and its associated 2nd-layer connections are used to store the stack start
symbol (stack bottom) which is pointed by SP = <0; 0; 0; 0; 0; 0>.
2. At time = t
1
+ 1, SP = <0; 0; 1; 0; 0; 1> and the stack action to be









= 1 and other 
i
's are 0. Before the execution of the push
operation, pointer(t) =< 0; 0; 0; 1; 0; 1 >= 5; and pointer(t + 1) =<
0; 0; 0; 1; 1; 0 >= 6 after the execution of push. The mapping from
<0; 0; 0; 1; 0; 1; 0; 1> to <0; 0; 0; 1; 1; 0> is done by the 16th (16 = 1 + 3
 SP value at time t
1
+1) hidden neuron and its associated connections
in the pointer control module. The write control module uses binary
input < 1; 0; 0; 0; 1; 0; 1 > (the leftmost bit of which denotes a stack
action push and the 6 rightmost bits of which denote an SP value 5)
to locate the 7th (7 = 2 + SP value at time t
1
+1) hidden neuron in
the stack memory module and to update the weights of the 2nd-layer
connections associated with the 7th hidden neuron using current  as
before. When pointer(t + 1) =< 0; 0; 0; 1; 1; 0 >= 6 is passed to the
stack memory module, its 7th (7 = 1 + pointer(t+ 1)) hidden neuron
is turned on to recall the stack symbol B = 0100 0010
2
which is stored
by the 2nd-layer connections associated with the 7th hidden neuron.
3. At time = t
1
+ 2, SP = <0; 0; 0; 1; 1; 0> and the stack action to be
performed is a pop. Before the execution of the pop operation (encoded
as < 1; 0>), pointer(t) =< 0; 0; 0; 1; 1; 0>= 6; and after the execution
of the pop operation, pointer(t + 1) =< 0; 0; 0; 1; 0; 1 >= 5. When
pointer(t + 1) =< 0; 0; 0; 1; 0; 1 >= 5 is passed to the stack memory
module, its 6th hidden neuron is turned on to recall the stack symbol
0100 0001
2
= A which is stored by the 2nd-layer connections associated
with the 6th hidden neuron.
2.3 Comparison with Other Neural Network Models
Using Stacks
RAAM (Recursive Auto-Associative Memory) [Pollack, 1990] is a relatively
popular neural network model which has been used by several researchers
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to implement stacks in connectionist designs for parsers [Berg, 1992; Hester
et al., 1994; Miikkulainen, 1995]. A RAAM is a 3-layer Perceptron with
recurrent links from hidden layer to part of input layer and from part of
output layer to hidden layer. It is known that the deeper the stack structure
encoded by a RAAM is, the greater is the degradation in accuracy of decoding
[Miikkulainen, 1995]. Other problems associated with the use of RAAM as
stacks are:
 application dependency: Every dierent application needs to train
a new RAAM to t its purpose since the encoding used by a RAAM is
application-specic.
 local minima: The RAAM is trained using some variant of generalized
delta rule | a gradient-descent algorithm that is susceptible to local
minima which might interfere with learning of the desired input-output
mapping.
 training overhead : Gradient descent algorithms such as generalized
delta rule can be excruciatingly slow and their performance is very
sensitive to the choice of parameters such as the learning rate.
 design overhead : The number of hidden neurons needed to realize
the desired stack depth given a set of stack symbols is generally decided
through a process of trial and error.
Several other researchers have made use of a hybrid system consisting of a
recurrent neural network and a stack [Giles et al., 1990; Sun et al., 1993; Das,
Giles, and Sun, 1992; Mozer and Das, 1993]. However, the primary focus of
this work was on learning of context-free languages, typically using some
variant of inductive learning using gradient descent on a suitably dened
dierentiable objective function and not on the design of a neural network
architecture for parsing a known language. Since the proposed model does
not involve learning, it circumvents the drawbacks of RAAM and related
stack models | of course, at the expense of requiring that the langugage be
known a-priori. This requirement is naturally met in many syntax analysis
applications (e.g., compilers, knowledge-based systems, etc.)
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3 Neural Network Design for a Lexical An-
alyzer (NN Lexical Analyzer)
Conventionally, a lexical analyer is simulated by a dfa which can be realized
quite simply using an NN DFA [Chen and Honavar, 1994]. One drawback
with such a simulation, especially for natural language processing, is that
all legal transitions have to be exhaustively specied in the dfa. For exam-
ple, Figure 2 shows a simplied state diagram without all legal transitions
specied for a lexical analyzer which recognizes keywords of a programming
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Figure 2. The simplied state diagram of a dfa which recognizes keywords :
begin, end, if, then, and else.
Suppose the lexical analyzer is in a state that corresponds to the end
of a keyword. Then its current state would be state 7, 11, 15, 18, or 23.
If the next input character is b, there should be legal transitions dened
from those states to state 2. That is the same for states 8, 16 and 19
in order to handle the next input characters e, i, and t. In all, there are
20 unspecied legal transitions for such a simple lexical analyzer with 22
transitions explicitly dened. The realization of such a simple 5-word (23-
state) lexical analyzer by an NN DFA is wasteful since the NN DFA needs
to use 42 (= 20 + 22) hidden neurons (every transition takes one hidden
neuron to realize). Furthermore, more transitions have to be dened in order
to allow multiple blanks between two consecutive words in the input stream,
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and error handling requires the denition of additional states and transitions.
These drawbacks are further exacerbated in natural language processing due
to the large vocabulary involved.
A better alternative is to use a Dictionary (or a database) to serve as a
lexicon. The proposed NN lexical analyzer consists of a word segmenter for
carving an input stream into words, and a word lookup table for looking up
the words in a dictionary or lexicon. Looking a word up in a dictionary can
be realized by a simple query to a database using a key. Such database query
processing can be eciently implemented using neural associative memories
[Chen and Honavar, 1995b].
3.1 Neural Network Design for a Word Segmenter
(NN Word Segmenter)
In program translation, the primary function of a word segmenter is to iden-
tify illegal words and to group input stream into legal words including key-
words, identiers, constants, operators, and punctuation symbols. In natural
language processing, the main function of a word segmenter is to identify il-
legal words and to group input stream into legal words which may need to
be further categorized. Figure 3 shows the state diagram of a dfa simu-
lating a simple word segmenter which carves continuous input stream into
integer constants, keywords, and identiers. Both the keywords and identi-
ers are dened as strings of English characters. For simplicity, the handling
of end-of-input is not shown in the gure. After the word segmenter en-
counters end-of-input, it terminates processing. Every time when the word
segmenter goes into accepting state, it instructs the word lookup table to
look up a word extracted from the input stream and stored in a buer.
Since syntax error handling is not discussed here, it may be assumed that
any illegal word is discarded by the word segmenter and is also discarded
from the buer which temporarily stores the illegal word being extracted
from the input stream. Such a word segmenter can also be realized by an
NN DFA [Chen and Honavar, 1994]. It is suggested that the garbage state
(state G in Figure 3) be encoded into a binary code of all zeros since any
undened (un-implemented) transition moves into a binary-coded state of
all zeros automatically in an NN DFA. Every transition takes one hidden
neuron to implement in an NN DFA according to [Chen and Honavar, 1994],
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but that is not necessary. In Figure 3 the 10 transitions from state 4 on input
symbols 0,1,...,9 can be realized by only two hidden neurons in an NN DFA
using don't-care technique or technique of partial pattern recognition [Chen
and Honavar, 1995a, 1995b]. That is similar for other transitions on input
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Figure 3. The state diagram of a dfa which simulates a simple word seg-
menter carving continuous input stream of characters into words including
integer constants, keywords and identiers. Both the keywords and identiers
are strings of English characters. For simplicity, the handling of end-of-input
is not shown in the gure. After the word segmenter encounters end-of-input,
it stops. Any unspecied transition goes to state G which identies illegal
words. State 1 is initial state. The state 2 in dotted circle is identical to
state 2 in real-line circle and that is same for state 4 (it is drawn in this way
to avoid clutter).
3.2 Neural Network Design for a Word Lookup Table
(NN Word Lookup Table)
For the purpose of grammar parsing which follows lexical analysis, in the
lexical analysis of programming languages an extracted word is translated
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into a token. Each such token is treated as a single logical entity, which
may be an identier, a keyword, a constant, an operator or a punctuation
symbol. In the lexical analysis of natural languages, a word is translated into
a token having two sub-parts: category code encoding grammatical category
of a word (e.g., noun, determiner, etc.) and feature code encoding syntactic
feature of a word (e.g., singular, masculine, etc.) [Gazdar, 1989; Sanamrad,
1987].
Such a word translation can be viewed in terms of binary mapping which
can be realized by a BMP module [Chen and Honavar 1994]. The number
of input and output neurons used in a BMP module depends on the problem
to be dealt with. Such a translation (dictionary lookup) is conveniently per-
formed in the form of a simple database query using key-based organizations
(with the segmented word being used as the key). This can be eciently re-
alized using neural associative memory designs for database query processing
[see Chen and Honavar, 1995b for details]. The time required for processing
such a query is of the order of 20 ns (at best) to 100 nanoseconds (at worst)
given the current CMOS technology for implementation of articial neural
networks. (The interested reader is referred to section 5.1 and [Chen and
Honavar, 1995b] for details).
4 A Modular Neural Architecture for LR
Parser (NN LR Parser)
LR(k) grammars generate the so-called deterministic context-free languages
which can be accepted by deterministic push-down automata [Hopcroft and
Ullman, 1979]. Such grammars nd extensive applications in programming
languages and compilers. LR parsing which parses LR grammars in linear
time is a widely used method for syntax analysis, e.g. syntax analysis of pro-
gramming languages [Aho, Sethi, and Ullman, 1986; Chapman, 1987; Sippu
and Soisalon-Soininen, 1990]. An architecture of modular neural networks
(Figure 4) for parsing LR(1) grammars is proposed in this section. LR(k)
parsers scan input from left to right and produce a rightmost derivation tree
by using lookahead of k unscanned input symbols. Since any LR(k) gram-
mar, where k  1, can be transformed into an LR(1) grammar [Sippu and
Soisalon-Soininen, 1990]; LR parsers with k = 1 are sucient for practical
14
purposes [Hopcroft and Ullman, 1979]. In the following section, the con-
struction of parse tree as the result of parsing is also addressed, but syntax
error handling is not considered.
4.1 Representation of Parsing Table
Logically, an LR parser consists of two parts: a driver routine which is the
same for all LR parsers and a parsing table which changes from one parser to
another [Aho, Sethi, and Ullman, 1986]. LR parsing algorithm pre-compiles
an LR grammar into a parsing table which guides deterministically the pars-
ing on input string of lexical tokens by shift/reduce moves [Aho, Sethi,
and Ullman, 1986; Chapman, 1987]. Such a parsing mechanism can be simu-
lated by a dpda (deterministic pushdown automata) with -moves [Hopcroft
and Ullman, 1979]. An -move does not consume the input symbol, and the
input head is not advanced after the move. This type of move facilitates
a DPDA to manipulate a stack without reading input symbols. Combined
with the NN stack proposed in section 3.1, the neural network architec-
ture for dpda (NN DPDA) proposed in [Chen and Honavar, 1994] is able
to parse DCFL (deterministic context-free languages). However, the NN
DPDA architecture proposed in [Chen and Honavar, 1994] cannot eciently
handle -moves due to the requirement of checking the possibility of an -
move at every state, a modied design for LR(1) parsing is discussed below.
A parsing table and a stack are two main components of an LR(1) parser.
The next move of the parsing automaton is determined by the current in-
put symbol a and the state s that is on top of the stack. It is given by
the parsing table entry corresponding to [s; a]. Each such 2D table entry
ACTION[s; a] in the parsing table is implemented as a 6-tuple binary code
< action; state; rule; length; lhs; status > in the NN LR(1) parser, where
 action is a 2-bit binary code denoting one of two possible actions, 01 :
shift or 10 : reduce;
 state is an S-bit binary number denoting "the next state to go to";
 rule is an R-bit binary number denoting the grammar production rule
r to be reduced if the consulted action is a reduce;
 length is an L-bit binary number denoting the length of the right hand
side of the grammar production rule r to be used if the consulted action
is a reduce;
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 lhs is an H-bit binary code encoding the grammar nonterminal symbol
at the left hand side of the grammar production rule r to be used if
the consulted action is a reduce (H is assumed to be large enough to
encode all symbols of the grammar into H-bit binary codes); and
 status is a 2-bit binary code denoting one of three possible parsing
statuses, 00: error, 01: in progress, or 10: accept (used for a higher-
level control to acknowledge the success or failure of a parsing).
Note that the order of the tuple's elements arranged in Figure 4 is dierent
from above.
4.2 Representation of Parsing Conguration and Parse
Tree
A conguration of an LR parser is an ordered pair whose rst component
corresponds to the stack contents and whose second component is the part















is the state on top of the stack, s
0
is
the stack start symbol, a
j
is current input symbol, and $ is a special symbol
denoting "end of input". Let 0
k
be a k-bit binary number of all zeros and
denote a value of don't care for k  1. In the proposed NN LR(1) parser, the
congurations resulting from one of four types of moves on parsing an input
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; r; l; h; 01 >, the parser performs a reduce
by producing a binary number r (denoting certain grammar produc-
tion rule A !  being applied, where the grammar nonterminal A is
denoted by the binary code h and l is the number of non-empty gram-
mar symbols in ) as part of the parse tree, popping the l top symbols
o the stack, consulting parsing table entry [s
i l




















; 01 >. Such a reduce move is realized in two cycles
in the proposed NN parser since the parsing table is consulted twice
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for simulating the move. In the simulation of a reduce move, the rst
access of the parsing table and the execution of the consulted action
(reduce) are realized in the rst cycle; and the second access of the
parsing table due to a reduce action and the execution of the consulted






























; 00 >, an error is discovered
and the parser stops. Note that such an entry is a binary code of all
zeros.
Since an LR parser scans input string from left to right and performs
bottom-up parsing which constructs rightmost derivation tree in reverse, a
stack is used to store the parse tree (derivation tree) which is a sequence
of grammar production rules (in reverse order) applied in the derivation of
the scanned input string. So the rule on top of the nal stack which stores
a successfully parsed derivation tree should be a grammar production rule
with the start symbol of an LR grammar at the left hand side of it. Note
that every rule is represented by an R-bit binary number and the mapping
from a binary-coded rule to the rule itself can be easily realized by a binary
mapping perceptron module [Chen and Honavar, 1994, 1995a].
4.3 Architecture of an NN LR(1) Parser
Figure 4 shows the architecture of a modular neural network design for an
LR(1) parser which takes advantage of ecient shift/reduce technique.
The NN LR(1) parser uses an optional queue handler module and an NN
stack storing parse tree (derivation tree) to interface with an NN lexical ana-
lyzer and a next processing unit respectively. The queue handler stores lexical
tokens extracted by the NN lexical analyzer and facilitates the working of
lexical analyzer and parser in parallel. To get the binary-coded grammar
production rules in derivation order sequentially out of the NN stack which
stores parse tree, the next processing unit sends binary-coded stack pop ac-
tions to the stack one by one.
Modules of the NN LR(1) Parser
The proposed NN LR(1) parser consists of one BMP (Binary Mapping Per-
ceptron, see [Chen and Honavar, 1994; 1995a] for details) module imple-
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menting parsing table, one NN shift/reduce stack storing states during
shift/reduce simulation, a buer storing current state state(t) which is
on top of the NN shift/reduce stack, and a buer storing either current
input lexical token or a grammar nonterminal symbol produced by last con-
sulted parsing action which is a reduce. When the last consulted parsing
action is a reduce encoded as 10, the feeding of input(t) is from the latched
buer lhs and the feeding of input(t) from the queue handler is inhibited by
the leftmost bit of the binary-coded reduce action. When the last consulted
parsing action is a shift encoded as 01, the feeding of input(t) is from
the queue handler and the feeding of input(t) from the latched buer lhs is
inhibited by the rightmost bit of the binary-coded shift action.
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NN stack
for parse tree
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inhibited by a reduce action
lexical token
BMP (Binary Mapping Perceptron)
Figure 4. Neural networks for LR(1) parser. The dotted boxes length, state,
action, rule, and state(t+1) exist only logically but not physically. The state
on top of the shift/reduce stack is denoted as state(t), and input(t) de-
notes either current input token or a grammar nonterminal symbol produced
18
by last parsing action which is a reduce. When the last consulted parsing
action is a reduce encoded as 10, the feeding of input(t) is from the latched
buer lhs and the feeding of input(t) from the queue mechanism is inhib-
ited by the leftmost bit of the binary-coded reduce action. When the last
consulted parsing action is a shift encoded as 01, the feeding of input(t)
is from the queue mechanism and the feeding of input(t) from the latched
buer lhs is inhibited by the rightmost bit of the binary-coded shift action.
The start of a parsing is triggered by a reset signal to the NN shift/reduce
stack and the NN stack storing parse tree, which resets the SPs of these two
stacks to stack bottom and hence resets state(t) to initial state. To avoid
clutter, the reset signal lines are not shown in Figure 4. The current state
buer state(t) and the current input buer input(t) are under synchro-
nization control which is also omitted in Figure 4. In Figure 4, the dotted
boxes length, state, action, rule, and state(t+1) exists only logically but not
physically.
The parsing of an LR parser can be viewed in terms of transitions from an
initial conguration to a nal conguration, which are made of a sequence of
shift and reduce actions. The transition from one conguration to another
can be divided into two steps. The rst step is to consult the parsing table
for next action using current input symbol and current state on top of the
stack. The look-up of an entry in the parsing table can be viewed generally
in terms of binary mapping. The second step is to execute the next action
which is either a shift or a reduce consulted from the parsing table. In
the NN LR(1) parser, the rst step is simulated by a BMP module which
implements the consultation of the parsing table; and the second step is
executed by the NN shift/reduce stack which stores states, the NN stack
which stores parse tree, and sometimes the BMP module again when the
next action is a reduce.
Number of Neurons Used in the Modules of the NN LR(1) Parser
Let M be the number of dened ACTION entries in the parsing table. Note
that all grammar symbols of the grammar which covers all input lexical
tokens are encoded into H-bit binary codes. Then the BMP module for
parsing table uses S+H input neurons, M hidden neurons, and 4+S+R+
L+H output neurons. Note that the BMP module produces a binary output
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of all zeros, denoting a parsing error (see previous description about status
in an ACTION entry of the parsing table), for any undened ACTION entry
in the parsing table. The R-bit binary-coded grammar production rule is
used as the stack symbol for the NN stack which stores parse tree.
Assume the pointer control module of the NN stack for parse tree use
m
p
bits to encode its SP values. Then in the NN stack for parse tree, the
pointer control module uses m
p












hidden neurons, and R output neurons; and the write control module
has two sets of input signals, one of which has m
p
+ 1 signals and the other
of which has R signals that encode the grammar production rules.
To be able to eciently implement the reduce action in LR parsing, the
NN shift/reduce stack is slightly modied from the NN stack described
in Section 2 to allow multiple stack pops in one operation cycle of the NN
Parser. The number of pops, which is an L-bit binary number and equals the
number of non-empty grammar symbols at the right hand side of the gram-
mar production rule being reduced, is also used as input to the pointer control
module and write control module in the NN shift/reduce stack. So each of
these modules use L additional input neurons in the NN shift/reduce stack
as compared to the NN stack proposed in Section 2. The S-bit binary-coded
state emitted from the NN parsing table is used as the stack symbol to the
NN shift/reduce stack. Let L
m
be the maximum number of non-empty
grammar symbols at the right hand side of all grammar production rules in
the LR grammar being parsed. A k multiple pops is implemented in the NN
shift/reduce stack the same way as a single pop in the NN stack proposed
in Section 2 except that the SP value is decreased by k instead of 1, where
1  k  L
m
. Hence at every SP value, L
m
  1 more hidden neurons are




5 Performance Comparison with Syntax Anal-
ysis in Current Computer Systems
This section compares the anticipated performance of syntax analysis by
the proposed neural architecture with the estimated performance of syntax
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analysis by current computer systems. This analysis takes into account the
performance of hardware that is used in these two systems and the process
used for syntax analysis. First, the performance of the proposed neural
network is estimated, based on current CMOS technology for realizing neural
networks. Next, syntax analysis using current computer systems is examined,
and its performance is estimated and compared with that of the proposed
neural architecture. In the comparison, error handling is not considered and
it is assumed that the two systems have comparable I/O performance.
5.1 Performance of Current Electronic Realization
for Neural Networks
Many electronic realizations of articial neural networks (ANNs) have been
reported [Graf and Henderson, 1990; Grant et al., 1994; Hamilton et al., 1992;
Lont and Guggenbuhl, 1992; Masa et al., 1994; Massengill and Mundie, 1992;
Moon et al., 1992; Robinson et al., 1992; Uchimura et al., 1992; Watanabe et
al., 1993]. ANNs are implementedmostly using CMOS-based analog, digital,
and hybrid electronic circuits. Analog circuits which mainly consist of pro-
cessing elements for multiplication, summation and thresholding is popular
for the realization of ANNs since compact circuits capable of high-speed asyn-
chronous operation can be achieved [Gowda et al., 1993]. [Uchimura et al.,
1992] reports a measured propagation delay of 104 ns from the START signal
until the result is latched by using digital synapse circuit containing an 8-bit
memory, an 8-bit subtractor and an 8-bit adder. [Masa et al., 1994] adopts a
hybrid analog-digital design with 5-bit (4 bits + sign) binary synapse weight
values and current-summing circuits to implement a feed-forward neural net-
work with 2 connection layers, and a network computation time of less than
20 ns is reported. [Grant et al., 1994] achieves the throughput at the rate of
10MHz (delay = 100 ns) in a Hamming Net pattern classier using analog
circuits. The 1st-layer and 2nd-layer subnetworks of the proposed BMP neu-
ral architecture are very similar to the 1st-layer subnetwork of a Hamming
Net respectively, and the neural architecture with 2 connection layers in the
proposed BMP is exactly same as that implemented by [Masa et al., 1994]
except that [Masa et al., 1994] uses discretized input values, 5-bit synap-
tic weights, one output neuron, and sigmoid-like activation function. The
proposed BMP uses binary input values, bipolar synaptic weights, multiple
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output neurons, and binary hardlimiter as activation function. Hence the
computation delay of the proposed BMP can be expected to be at worst of
the order of 100 nanoseconds and at best 20 nanoseconds given the current
CMOS technology for realizing ANN.
The development of specialized hardware for implementation of ANNs
is still in its early stages. Conventional CMOS technology that is currently
the main technology for VLSI implementation of ANN is known to be slow
[Kumar, 1994; Lu and Samuleli, 1993]. Other technologies, such as BiCMOS,
NCMOS [Kumar, 1994], pseudo-NMOS logic, standard N-P domino logic,
and quasi N-P domino logic [Lu and Samuleli, 1993], may provide better
performance for the realization of ANNs. Thus, the performance of the
hardware implementation of ANNs is likely to improve with technological
advances in VLSI.
5.2 Performance Analysis of Syntax Analysis in Cur-
rent Computer Systems
In the following analysis, it is assumed that all program and data codes for
analyzing syntax using current computer systems are pre-loaded from main
memory to caches (instruction, data and secondary caches) since accessing
program instructions and data from main memory, the cost-eective access
time of which is around 60 ns currently, slows down the performance of whole
process. To simplify the comparison, it is assumed that all program instruc-
tions run on a currently cost-eective 32-bit 100 MIPS (million instructions
per second, the eects of processor clock, caches, pipeline and superscalar
design are combined into this simple measure for the speed of a microproces-
sor) processor and that every instruction takes 10ns on average to access and
execute although some instructions like those involving multiplication would
take two or more times.
Usually, a syntax analysis system mainly integrates four processes includ-
ing lexical analysis, grammar parsing, parse tree construction and error han-
dling. In current computer systems, these four processes are generally coded
into two main procedures. Error handling is usually embedded in grammar
parsing and lexical analysis respectively, and parse tree construction is often
embedded in grammar parsing. The procedure for grammar parsing is the
main procedure which often evokes the other procedure as needed. The two
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procedures may evoke other sub-procedures to maximize modularity within
themselves. In single-CPU computer systems which have extensive users, if
global variables are used as often as possible, no value is passed between
procedures, no variable of caller and its super procedures is accessed in the
callee procedure, and static chain is used for the implementation of proce-
dure calls; the penalty associated with modularity due to a procedure call at
least includes (1) state saving of the caller procedure, activation of the callee
procedure and entering of the callee procedure at a procedure call, which
together costs at least 6 instructions (see Figure 6.3 of [MacLennan, 1987]);
and (2) context restoration and resumption of caller procedure at the return
(exit) of the callee procedure, which together costs at least 3 instructions
(see Figure 6.4 of [MacLennan, 1987]). Such penalty due to a procedure call
totally takes 9 instructions to implement, which in turn takes about 90ns .
Performance Analysis of Lexical Analyzer
Usually lexical analysis can be decomposed into two steps: word segmen-
tation and translation of words. Word segmentation is simulated by a dfa
whose transitions can be represented as a 2D table with current state and
current input character as indices. So the transitions of such a DFA can
be characterized as a repetitive table look-up process for next state using
current state and current input symbol until an error state or an accepting
state is reached. In current computer systems, such a repetitive table look-up
process can be simply implemented by four instructions which include one
multiplication and one addition to compute for next state the oset in the
transition table, one memory access to fetch the next state from the table
using the oset, and one branch-on-comparison instruction to jump back to
the rst instruction of the repetitive loop if the next state is neither an error
state nor an accepting state. (Note that this analysis ignores I/O processing
requirements). According to previous assumption, every transition takes 4
instructions which together takes 40ns to execute; in contrast, the computa-
tion delay for a transition implemented by the proposed NN lexical analyzer
is estimated to be at best 20 ns and at worst 100 ns.
For programming language compilation, the translation of a segmented
word into a token is usually implemented directly using a case statement or
a series of if statements. For most programming languages, the number of
dierent tokens used is typically about 50 [Chapman, 1987]. In this case, it
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takes 25 if statements on average to translate a word into its correspond-
ing token if these if statements are not eciently organized. So this step
would take 250ns in the compilation of programming languages. For natu-
ral language processing, a simple database would be used to translate the
meaning of a word due to the large vocabulary in natural languages. In this
case, it would generally take more than 250ns, depending on the size of the
vocabulary, to translate a word into its corresponding desired meaning using
a database (The interested reader is referred to [Chen and Honavar, 1995b]
for details about the anticipated performance of database query processing
in current computer systems); in contrast, the computation delay for such a
translation using the proposed BMP module is estimated to be at best 20ns
and at worst 100ns.
Assume the average length of words in the syntax is W . Then, without
considering I/O, error handling and the penalty of modularity, it would take
(40W + 250) ns on average to analyze a word using the virtual 100 MIPS
processor and takes at best 20W + 20 ns using the proposed NN lexical
analyzer. If W = 5, then the former takes 450ns and the latter takes at best
120ns to analyze a word without considering I/O, error handling and the
penalty of modularity in programming languages.
Performance Analysis of LR Parser
The LR parser is also driven by a 2D table (parsing table) with current
state and current input symbol as indices. Once a next state is looked up,
it is used as the current state for next move and is maintained in a stack.
During parsing, shift and reduce are the two main types of moves applied
repetitively. A shift move at least would takes 6 instructions and hence
60 ns totally to implement, which include 3 instructions to implement a
consultation of the parsing table, 1 instruction to store the next state into the
stack memory, 1 instruction to increment the stack pointer, and 1 instruction
to go back to the rst instruction of the repetitive loop for next move. A
reduce move basically consists of a consultation of the parsing table, a pop
of the state stack, a push to store a rule into the stack for parse tree, and a
shift move. So a reduce would take 12 (= 3 + 1 + 2 + 6) instructions and
hence 120ns to implement using the virtual 100 MIPS processor.
In the proposed NN parser, the computation delay has two parts. One
is due to the operation of the BMP for parsing table, and the other is due
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to the operation of the two stacks. The NN stack basically consists of one
BMP and one BMP extended with write control module whose computation
delay is unknown. Assuming that the computation delay of an NN stack is
at best equal to that of two sequentially linked BMPs, which is at best 40ns,
a shiftmove which takes an operation cycle of the NN parser and a reduce
move which takes two operation cycles of the NN parser would respectively
take at best 60 (= 20 + 40) ns and 120 (= 2  60) ns without considering
the eect of queuing between the NN parser and the NN lexical analyzer.
Assuming the average length of words in the syntax is W . In single-
CPU computer systems, the parsing procedure calls the procedure for lexical
analysis once for every word. Therefore, ignoring I/O, error handling and
penalty for modularity, it would respectively take (40W+310) ns and (40W+
370) ns on average to parse a word by a shift move and by a reduce move
using the virtual 100 MIPS processor. Correspondingly, because the NN
parser and NN lexical analyzer operate in parallel, it would take at best 60
ns or 20W + 20 ns, whichever is larger, to parse a word by a shift move;
and it would take at best 120 ns or 20W +20 ns, whichever is larger, to parse
a word by a reduce move. Thus, the proposed NN LR parser provides an
attractive alternative to current computer systems for parsing LR grammars.
6 Summary
Articial neural networks, due to their inherent parallelism and potential
fault tolerance, oer an attractive paradigm for robust and ecient imple-
mentations of syntax analysis. This paper has proposed a modular neural
network architecture for syntax analysis on continuous input stream of char-
acters. The components of the proposed architecture include neural networks
(NNs) acting as a stack, a lexical analyzer, a grammar parser and a parse
tree construction module. The proposed NN stack allows the simulation of a
stack of large depth, needs no training, and hence is not application-specic.
Such a general-purpose stack provides a good alternative to RAAM networks
as a stack in integrated neural systems for symbol processing. The proposed
NN lexical analyzer oers high performance and is an ecient alternative
for lexical analysis, especially in natural language processing applications in-
volving large vocabularies. The proposed NN parser can produce a parse
tree as a result of parsing strings from widely used subsets of deterministic
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context-free languages (generated by LR grammars).
Since logically an LR parser consists of two parts, a driver routine which
is the same for all LR parsers, and a parsing table which changes from one
parser to another [Aho and Ullman, 1977], the proposed NN LR parser can
be used as a general-purpose neural network architecture for LR parsing.
Performance comparison of the proposed neural architecture for syntax anal-
ysis with that of current computer systems suggests that the former oer an
attractive and ecient alternative for practical applications involving syntax
analysis.
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